### PATENT SPECIFICATION

(11) 1 **547** 381

(21) Application No. 12047/76 (31) Convention Application No. 562317

(32) Filed 26 March 1975 in

(33) United States of America (US)

(44) Complete Specification published 20 June 1979

(51) INT CL2 G06F 13/00

(52) Index at acceptance

5

10

15

20

25

30

35

40

G4A 10P 12N 12P 13E 15A1 15A2 16D 16J 17P 1C 2AY 2BY 2C 2E 2F10 2F11 2F6 2F8 2HX 5A 5B 5X 9X SX

(72) Inventors MARION G. PORTER GARVIN W. PATTERSON WILLIAM A. SHELLY and NICHOLAS S. LEMAK



#### (54) PROCESSOR FOR INPUT/OUTPUT PROCESSING SYSTEM

(22) Filed 25 March 1976

We, HONEYWELL INFORMATION SYSTEMS INC., a Corporation organised and existing under the laws of the State of Delaware, United States of America, of 200 Smith Street, Waltham, Massachusetts 02154, United States of America, do hereby declare the invention for which we pray that a patent may be granted to us, and the method by which it is to be performed to be particularly described in and by the following statement: -

This invention relates generally to data processing systems, and more particularly to a processor for use in an input/output processing system.

In the prior art, large multiprocessor data processing systems utilize input/output processing systems for interfacing peripheral devices and the main processing unit. Such input/output processing systems are required for establishing data rate compatibility, addressing, and general data exchange control.

In the Honeywell 6000 Series large computer systems, for example, peripheral devices are connected to and controlled by microprogrammed peripheral controllers (MPC) which, in turn, are connected to the main processing unit through an input/

output multiplexer (IOM). (Honeywell is a Registered Trade Mark).

The IOM is the coordinator of all input/output operations between the complement of peripheral devices and the main processing unit controller. The IOM operates essentially as a hard wired program device controlled by, and sharing memory with, a main processor. Data transfers between a peripheral device and main memory are accomplished by the IOM while the main processor runs jobs. The IOM includes a pluralty of data channels for communicating with peripheral devices and a central channel which controls access to main memory for each of the data channels. The data channels include common peripheral interface (CPI) channels having a transfer rate in excess of 650,000 characters per second, which interface with many low speed peripheral devices. Additionally, the data channels include peripheral subsystem interface (PSI) channels having a transfer rate up to 1.3 million characters per second which are used with high speed peripheral devices such as disks. Further, a direct channel is provided for front-end processors and allows data transfers as high as 1 million bytes per second.

External to the IOM and controlling the various peripheral devices are magnetic tape controllers, unit record controllers for low speed peripheral devices such as card readers and printers, and MPC's for high speed disk devices.

The present invention provides a processor for use in an input-output processing system which system performs communication and control functions in a larger data processing system, comprising:

a) data-in register means,

b) data-out register means,

c) instruction register means receiving and storing a plurality of instructions to be executed,

d) control store means storing addressable microinstructions including standard sequences of microinstructions corresponding to specific instructions,

e) switch means addressing said control store means and calling microinstructions in response to an instruction in said instruction register means, a return address



5

10

15

20

25

30

35

_3	1,547,381	3
	Exceptions Interrupts Address Development	
5	Instruction Summary Immediate Operand Instructions Shift Instructions Bit Field Instructions Branch Instructions Timing Diagrams	. 5
10		
10	Input/Output System  The input/output system operates in association with the main processor and memory of a large commputer system to provide multiplexing and control of data transfers between peripheral devices (i.e. disk, tape, unit record, communications, etc.) and the central processing unit. Generally its functions include the addressing and	. 10
15	Figure 1 is a block diagramm of the I/O system.  The central component of the I/O system is a system interface unit (STI)	15
20	to providing for access to local or remote memory by the other modules of the system, the SIU provides for direct addressing of multiplexers and controller adaptors by the processor. The SIU also controls the interrupt discipline of the system.  As will hereinafter be described in detail, the processor is general numbers included.	20
25	and shift instructions.  A communications input/output (CMIO) unit provides direct control of data transfers between communications line adaptors and the local memory. Interaction with the input/output processor (IOP) via the SIU is necessary for data transfer.	. 25
30	The local memory in the system is organized as a two-port cross-barred read/ write store with an optional cache (book-aside associative memory). A remote memory adaptor (REMA) provides a means of exchanging control signals and data between the IOP processor and remote memory units.	30
35	A high-speed multiplexer (HSMX) permits direct control of data transfers between high-speed peripheral devices (disk-tape) and the local memory. A low-speed multiplexer (LSMX) permits direct control by the IOP processor of low-speed peripheral devices, including unit record peripherals, consoles, and data communications adaptors.	35
40	Disk and tape devices are connected to the high-speed multiplexer by controller adaptors.  Performance and data transfer rates for the I/O system include a local memory cycle time of 140 pages and a memory cycle time of 140 pages and	
	speed multiplexer channel rate is 5 megabits per second with a total through-put of a single HSMX 10 megabytes per second. The low-speed multiplexer through-put is determined by the attachments to its device adapter, with a present through-put is determined by the attachments to its device adapter.	40
45	transfer rate is 30 megabytes per second for each REMA connected to the SIU.  Each active port of the SIU may include a data interface (DI) for an attached device. For expension the HSMV and a programmable interface (PI) for an attached device.	45
50	interface for the high-speed transfer of data and a programmable interface for communication to and from the processor. The LSMX, on the other hand, has only a PI for data transfers and processor control of the LSMX.  Memory of the I/O system is paged. Therefore, memory addresses may be virtual or paged addresses or absolute addresses. A paged address must be converted by the processor to an absolute address before accessing stored information.	50
55	General Description of Processor  Figure 2 is a functional block diagram of the present processor. Data and instructions from the system interface unit (SIII) are provided as a dentity and instructions.	. 55
60	processed data is provided to the SIU at a data out register 12. As data is clocked into register 10 a parity check is made and parity errors are noted.  Instructions are placed in a "look ahead" dual read-out register 14 which provides four words of buffering for instructions. An 8-level control store address (CSA) switch 16 provides an address to a control store 18. One level of the CSA switch 16 is provided by the instruction register 14 via a pathfinder unit 92. The control store	60

4	1,547,381	
	18 contains microinstructions which control data manipulations, and an addressed microinstruction is stored in a control store register 19.  Data from register 10 is loaded into one level of an eight-level "B" switch 20	
5	which, along with a two-level "A" switch 22, provides operands for an adder/shifter network 24. The "B" switch 20 is controlled by a field of the microinstruction in the control store register 19. "A" switch 22 has inputs from dual read-out working regis-	5
10	ters 26 and from a general register scratch pad 28 via a south pad register 30 (SPB). The dual read-out working registers 26 contain 3 working registers R1 to R3 and a register containing an image of the instruction count (IC) contained in the general register scratch pad. A WRR output from working registers 26 is supplied to "A" switch 22, "B" switch 20, and PSR/PCR registers 42 and 44; and a WRP output	10
	from working registers 26 is supplied to the general register scratch pad 26.  The adder/shifter network 24 which receives operands from "B" switch 20 and "A" switch 22 performs all of the arithmetic, logical, and shift operations required	15
15	for address development and instruction execution.  A page table word (PTW) scratchped 34 provides storage of 16 page table words for each of 8 priority on operating levels. A four-level address switch 36 concatenates addresses for either programmable interface commands or read/write memory cycles (either paged or absolute).	13
20	The output from the adder/shifter network 24 is supposed through a folia-even cross-bar switch 38 to result crossbar (R X-BAR) output 40 and thence to data out register 12. The R X-BAR outputs provide simultaneous transfer of the selected input to both the data out register 12 and the working registers 26. Switch 38 also receives	20
25	inputs from process state register (PSR) 42 and process control register (PCR) 44 through a switch 46, and from the general register scratchped 28.  The main components of the processor will now be described in detail.	25
•	General Register Scratchpad  The general register (GR) scratchpad 28 contains 128 forty-bit registers. Each	
30	register contains 4 nine-bit bytes with a parity bit per byte. Data written into the scratchpad comes on the WRP output from one of the four working registers of the dual readout register bank used to implement the working registers 26. Registers included in the scratchpad are, for each level, a process state register (PSR), an instruction counter (IC) register, a page table base register (PTBR), and thirteen	30
35	general registers (GRS), some of which are used as moex registers (ARS). The seven bit address for the scratchpad is generated in a one-of-eight scratch pad address switch (SPA) 32. The switch control inputs are wired to the Control Store register (CSR) 10. The most significant three bits of the address define one of eight levels and the	35
40	least significant four bits define one of sixteen registers within that level. For six of the eight positions, the level LEV is supplied by Active Interrupt Level (AIL) lines from the SIU. The eight address sources feeding switch 32 are as follows:  0) Seven bits (K2—8) of the constant field of the CSR which allows addressing any register in any level.	40
45	1) The AIL lines and four bits (K5-8) of the CSR constant field which allows addressing any register in the current level.  2) The WRR output of the dual readout working registers bits 29-35. This allows a working register to provide an address for either initialization or software	45
50	addressing.  3) The AIL lines an bits 19—22 of the current instruction. This provides an XR2 read address for second level indexing.  4) The AIL lines and bits 14—17 of the current instruction. This provides an XR1 read address for first level indexing.	50
	5) The AIL lines and bits 9—12 of the current instruction. It is provides a GRI read address for operand access.  6) The AII lines bits 0—2 of a Write Address (WA) register 48, and a wired	
55	logical 1 for the least significant bit. This provides an odd address of an even/odd pair read or write instruction.  7) The AIL lines and bits 0—3 of the WA register. This provides an address for all software writes into a GR at the current level. This includes GR loads and return-	. 55
60	ing execution results to the destination GR.  The output of the scratchpad goes through a one-of-two switch 51 into the SPB register 30 which feeds the Result Crossbar R X-BAR 38. Switch 51 allows operations on a GR and a working register or on two working registers by loading the contents of either into the SPB register. Switch 51 is controlled by an SP control field in the CSR 19.	60

. 5	The Write Address (WA) register 48 can be loaded from either bits 9—12 or 14—17 of the current instruction. This provides an address for loading a General Register (GR) or returning a result to a GR. This is necessary since the GR address in the instruction being executed is no longer available out of the dual readout instruction register once the IC is updated. The GR address is therefore saved in register WA and used for a write operation by setting a Write (W) flip/flop, associated with register WA, which, resets on the first clock after it is set unless a WA control field	5
10	in the CSR once again sets it (two word load of the GR). A GR scratchped write clock is generated on all clocks occurring while the W flip-flop is set unless WA=0.  SPB register 30 is a forty bit register (four nine-bit bytes including a parity bit per byte). It provides buffering for words read out of the scratchpad. Parity is checked for the data in the SPB register. The SPB register load clock is controlled by a CSR SP control field.	10
15	A and B Operand Switches  The A and B operand switches provide the two operands for the Adder/Shifter network. A switch 22 selects either the SPB register or the WRR output of the dual readout working registers. The selection is controlled by a bit in CSR 19. However, the control is formed as a selection of the selection is controlled by a bit in CSR 19.	15
20	WA registers is equal to the contents of XRI. This causes the new values of GRI or GRZ to be used if the previous instructions modified them. The switch output is forced to logical 0's if the DL position (see below) is selected in B switch 20 and no indexing is called for (XRI=0).	20
25	B switch 20 selection is controlled by a three bit field in CSR 19. However, the least significant bit from the B switch is forced to logical 1 if the DL position is selected and if second level indexing is required (bit 18 of the instruction=1). The eight switch positions are formatted as follows:  0) Bits 0—19 from the B switch are all equal to IRSW 19, i.e. bit 19 of the IRSW (instruction)	25
30	35. This is the displacement field for either first level or no indexing.  1) Bits 0—23 are equal to IRSW 23. Bits 24—35 are wired to IRSW 24—35.  This is the displacement field for second level indexing.  2) Bits 0—30 are equal to IRSW 8. Bits 31—35 are wired to IRSW 9. 13	30
35	struction itself.  3) Bits 0—17 are equal to IRSW 8. Bits 18—35 are wired to IRSW 18—35.  This is the long immediate value.  4) This position selects the WRR output of the dual readout marking registers.	35
40	CSR constant field. This provides the number 8 for incrementing the IC to point to the next even/odd instruction pair (8 bytes) in memory. Bits 33 and 34 are together equal to the length in bytes of the current instruction word if the two most significant bits of the CSR constant field are 0's (10 for a 2-byte word and 01 for a 1 byte most).	40
45	CSR constant field is 1.  6) Bits 0—26 are 0's. Bits 27—35 are wired to the CSR constant field.  7) This position selects the SIU Data In (DI) register.	45
50	Adder/Shifter Network  A detailed block diagram of the Adder/Shifter network is shown in Figure 4.  An Adder-Logical Unit (ALU) 60 executes 36 bit arithmetic and logical operations. It also provides the transfer path for either the A or B operands to the R X-BAR via a switch 62. The ALU operations are controlled by ALU/Shift input bits in the CSR. The ALU mode is controlled by the least significant bit of the PSR/PCR control bits in the CSR.	50
55	A Shifter 64 executes shifts of 0 to 36 bits. Two input switches 66 and 68 provide the data to be shifted, and right shifts can be executed with the option of inserting either zeros or a sign bit. Left shifts are executed by inhibiting the Right switch (logical zero) and selecting the A operand in the Left switch. A shift count is then generated equal to 36 minus the number of bits to be shifted left. Right	55
60	shifts are executed by selecting the A operand in the Right switch and either zeros or the sign in the Left switch (zeros are generated by inhibiting the switch output).  The shift is executed in two ranks. The first rank executes mod 4 shifts and the second rank shifts 0, 1, 2, or 3. (A nine bit shift would be executed by shifting two in the first rank and one in the second rank). Bits 0—3 of the output of a shift count	60

An address word for either the R/W memory or the Programmable Interface is generated in the address switch 36. The switch is controlled by address switch control

8	1,547,381	8
5	ALU/Shifter Output switch or the Address switch. However, this output can be forced to select the PSR/PCR input if a selection line from the SIU is activated. The four inputs to the result cross-bar switch are as follows:  0) ALU/Shifter Output switch 1) Address Switch 2) PSR/PCR Switch 3) SPB Input Switch	5
0	Working Registers  The four working registers are contained in the dual readout register bank 26.  Register 0 contains the current Instruction Counter (IC). (An image of the IC is also Register 0 contains the current level? GR1 of the GR scratchpad), Registers 1, 2, and 3 are	10
5	The two working register outputs are labeled WRP and WRR. WRP is used to The two working register outputs are labeled WRP and WRR. WRP is used to access PTW's from the PTW scratchpad and for R/W memory address generation and supplies the output from the selected working register to both the GR scratchpad and supplies the output from the selected working register to both the GR scratchpad and supplies the output from the selection of a register to WRP is controlled by WRP bits in the the SPB register. The selection of a register to WRP is output R operand switches and the	15
20	controlled by WRR bits in the CSR.  The working registers can be loaded from any of the crossbar switch 38 inputs.  The register to be loaded and the white clock are controlled by register select and	20
	There is no restriction on the registers selected for the read and write opera- tions. They can be three different registers or they can all be the same one.	
25	PSR/PCR  The Process State Register (PSR) 42 is kept outside the GR scratchpad since it is continuously monitored and updated. It is loaded from the WRR output of the working registers. A write clock is generated for the PSR each time a master mode working registers. A write clock is generated for the PSR each time a master mode working registers. A write clock is generated for the PSR each time a master mode	25
30	bits in the CSR define a write PSR operation.  The entire PSR is loaded during a master mode load of GRO, the execution of certain.	30
35	of an Exception from an exception control of the steering from an Interrupt data other instructions. When an interrupt is executed, the steering from an Interrupt data word is inserted into the PSR from an Interrupt Control Block (ICB) prior to loading.  A condition code (cc), a carry (c), and a process timer are continuously updated.  The cc is loaded each time an instruction is executed requiring a cc update. C is loaded with the carry output of the ALU each time the cc is loaded and the ALU is	35
40	in the arithmetic mode. The process timer is decremented counter which counts on all cycles through O. The Timer Ticker is an eight bit counter which counts on all system clocks. The Timer Ticker is also used to detect an operation not complete or system clocks.	40
45	The Process Control Register (PCR) is common to all levels. It is loaded from the WRR output of the working registers (not all bits are loadable). A write clock is generated for the loadable bits when the PSR/PCR control bits in the CSR define a write PCR operation.  Bits 18—19 and 28—34 are loadable. Bits 0—16 are set when a defined condition occurs and are reset by a set/reset control bit in the CSR. Bits 23—26 are	45
50	provided for software to read.  The PSR/PCR switch 46 feeding the R X-BAR selects a register to be loaded into one of the working registers. This switch is controlled by the PSR/PCR control bits in the CSR but is forced to select PCR if the DPCR line from the SIU is activ-	50
55	The dual readout register bank 14 provides four words of buffering for instructions. The current instruction read (CIR) output and next instruction read (NIR) output provide access to the relevant instructions (independent of the instruction output provide access to the relevant provided through an instruction register switch (IRSW)	55
60	80. The CIR address is equal to the current Instruction Counter (IC) bits 32 and 33 which points to one of the four words. The NIR address is generated to point to the following word. IRSW is controlled by the current bit 34 of the IC which defines whether the instruction starts on a word or a half word address. The two IRSW positions are therefore 0) CIR 0—35 and 1) CIR 18—35, NIR 0—17. IRSW 0—17 will reflect a half word instruction and IRSW 0—35 will reflect a full word instruction. The CIR and NIR addresses are updated each time the working register	60

9	۵۰۵ ما	
	IC is updated. All fields of the instruction word must therefore be used or saved (WA) prior to updating the IC.	
	The IR 14 is leaded each time a new value is loaded into the IC due to an inter-	
	rupt, exception, branch, etc. or each time a CIR address crosses over a two word	
5	boundary when the IC is undated by the current instruction length. The instruction	5
	access control is described below for the two conditions 1) entering new procedure and 2) incrementing through current procedure. In both cases the instruction fetches	
	are double precision memory cycles and the addresses are paged unless the PSR	
	defines absolute mode.	
10	1) The double word instruction fetch is initiated and the IR write address loaded	10
	at the same time as the value of the IC is updated. The IR write address is loaded	
	with 00 if IC 32=0 or 10 if IC 32=1. (The CIR and NIR addresses are loaded	
	when the new IC value is loaded). When the first word is available from memory, it is written into IR and the least significant bit of the write address is set to 1. This	
15	causes the next memory word to be written into the second word of the pair (IR	15
13	write address 01 or 11). The IC value plus eight (bytes) is then used to initiate	
	another double precision memory read using the paged (if required) address. The	
	IR write address is updated to the next two words (10 if IC 32=0 or 00 if IC 32=1)	
	and a test is made to see if instruction execution can begin or if instruction execution	20
20	must wait for the memory cycle to complete. The test is on bit 33 of the IC. If the	20
	test indicates that the new procedure is being entered at the last half word of a two word pair (33, 34=1, 1), the instruction execution must be delayed until the data is	
	available from the second double precision memory read to guarantee that the IR	
	contains a full instruction word.	
25	2) The execution of each instruction includes an update of the IC by that	25
	instruction's length. If this update causes the IC to pass over a two word boundary	
	(old IC 32≠new IC 32), the two word area of the IR that was just finished (old IC 32 value) is loaded with a new instruction. The new IC value plus eight (bytes) is used	
	to initiate a double precision memory read using the paged (if required) address. The	
30	IR write address is updated to point to the IR area available. When the two words are	30
	received, they are written into the two word area as described above.	
	Court Sauce Addressing and Supposing	
	Control Store Addressing and Sequencing A Control Store Address is generated by the CSA switch 16. The first four	
	positions of the CSA switch are controlled by the CSA switch control field in the	
35	CSR. The CSA switch control can select the Next Address Register (NA) 82, the	35
	Return Address Register (RA) 84, the Execution Address Register (XA) 86, or the	
	output of the Standard Sequence decode network (SS) 88. (The SS decode network	
	88 may be combined with pathfinder unit 92 to provide both standard sequence and execution addresses to control store 18). The Exception/Interrupt position is forced	
40	when an exception on interrupt exists. The two PTW miss positions are forced when	40
70	a PTW miss is detected. The constant position is selected when the Branch control	
	field in the CSR calls for a branch to a constant address.	
	NA is loaded on each execution clock by the sum of the CSA switch 16 output	
46	plus one plus a conditional skip constant from unit 90. If no skip is called for by	45
45	the CSR skip control field, NA is loaded with the address of the microinstruction immediately following the one being accessed (i.e., the clock that loads the micro-	43
	instruction at address M into the CSR loads the address $M+1$ into NA). If a number	
	of microinstructions are to be conditionally skipped, the CSR skip control field can	
	specify that a skip be executed with the CSR constant field defining the condition to be	
50	tested and the number (1 to 7) of microinstructions to be skipped. The sequence for a	50
	skip is as follows: a microinstruction at M calls for a conditional skip, the execution	
	of this microinstruction loads $M+1$ into the CSR and loads the address of $M+l+l+SKP$ into NA. SKP=0 if the skip is not satisfied and equals the skip	
	count defined in the least significant three bits of the CSR constant field if satisfied.	
55	The skip is inhibited if any of the last four positions are selected in the CSA switch.	55
	The conditions that can be tested for skip execution are defined by bits 3—5 of	
	the CSR constant field. WRR 35, WRR 0, WRR 33 and the carry bit in PSR need	
	to be tested for zero or one. The PSR cc field will be tested for zero, one, two, or	
60	three. Bits 1—2 of the CSR constant field are used to define the test. The conditions to be tested are as follows:	60
w	0) WRR 35=K2 if K1=1 WRR 0=K2 if K1=0	
	1) Carry bit in PSR=K2	
	2) WRŔ 33—34=K1—2	
	3) Address syllable (AS) with IRSW 18=0	

Control Store Register

The Control Store Register (CSR) 19 contains the microinstruction being executed. Provision is made for a remote CSR register, as indicated.

next instruction.

11	1,547,381	11
5	There is a one of four position switch 94 supplying the input to the CSR. The four positions of the CSR input switch are as follows:  O)1) These positions are the inputs from the ROM chips on the Control Store substrates, the first 256 locations and the second 256 locations respectively.  2) This position is the input from the maintenance panel.  3) This position reflects the local CSR. It is used to reload the remote CSR bits	•
	when the maintenance panel switches are used to display data.  Data is displayed in the I/O system by simulating the CSR with maintenance panel switches. When the outputs of the switches are fed through the CSR input	
10	switch 94, a signal is generated causing the remote CSR to be loaded with the micro- instruction simulated by the switches. The old contents must be reloaded when the display of the register is completed. This is accomplished by selecting position 3 for one clock period prior to switching back to position 0. A block diagram of the input	10
15	to the local and remote CSR is shown in Figure 3 with a timing diagram for reloading the remote CSR after using the maintenance panel switches for display.  The format of the CSR is as follows:	15
,	Clock NA into RA Execute SKIP (K1-2=test, K3-5=condition, K6-8=skip count) Branch to K0-8	
20	WR write address  00=write IC (Load WA if Write WR)  01=write R1 in bank 26 (set W if Write WR and CSA=SS)	20
25	10=write R2 11=write R3 5 Wait for Accept Read Data from SIU 6-7 X-BAR address for output to bank 26	25
10	00=Adder/Shifter Output switch 01=Address switch 10=PSR/PCR switch	
30	11=SP (scratchpad) Output switch 8—9 Condition Code (CC) Control 00=NOP (no operation) 01=Load Arithmetic	30
35	10=Load Logic 11=Load Parity of SPB Least Significant Byte 10 Write PTW Scratchpad	35
40	11—13 ZAC for R/W memory cycle (bits 1—3 of R/W address switch positions 0 and 1)  OXX=Read IXX=Write	40
	XOX = Single precision XIX = Double precision 14 Set/Reset bit defined by CSR41—44	40
45	15—17 SIU Request Type 000=NOP 001=Interrupt Data	45
50	010=Release and Interrupt Data 011=Memory or Programmable Interface Data (PI if 19-20=10) 100=Byte Read or Write (Byte address, R/W Zone if write) *101=Instruction Fetch	50
	*110=Instruction Fetch if CIR0=IRW0  **111=Instruction Fetch if SKIP test satisfied or if CSR1=0  PTW Scratchpad address	50
55	0=Extended Read/Write from WRP 1=Current level PTW Read/Write from Effective Address 19—20 Address Switch Control	55
60	00=Paged address (control logic forces 01 if PSR 10=1) 01=Absolute address 10=PI address 11=PTW scratchpad 0-35	60
	*These codes cause an instruction PTW missing sequence if a page fault is detected.  **This code causes an operand PTW missing sequence if a page fault is detected.	00

12		1,547,381	12
<u> </u>	21	Write WR	
	2273	CSA switch control (first four positions)	
	22-23	00=Next Address register (NA)	
		01=Return Address register (RA)	5
5		10=Execution Address register (XA)	
	24 25	11=Standard Sequence Address WRR read address	
	24—25 26—27		
	20-21	00=IC	10
10		01 = R1	10
		10=R2	
	28	11=R3 A Operand Switch	
	20	0=SPB	
		1+WRR	
15			15
	2 <del>9</del> 30	PSR/PCR control & ALU Mode	
		00=Read PSR or Logical Mode	
		01=Read PCR or Arithmetic Mode 10=Write PSR	
20		11=Write PCR	20
٠.	31—32	Adder/Shifter Output switch	
		00=Shifter	
		01=ALU	
36		10=Store 32	25
25	22 25	11=Load 32 B Operand switch	
	3532	000=DL (position O, DL, of switch 20)	
		001=DS	-
		010=IS	10
30		011=IL_	30
		100=WRR	
		101=8, Word length, or Carry 110=Constant K0—8	
		111=DI	
35	36 <del>44</del>		35
		This field is also used for mutually exclusive control	
		36—37=8/WL/CY control	
		00, 8/WL/CY=IRSW Instruction word length	
40		01, 8/WL/CY=PSR Carry bit 10, 8/WL/CY=8	40
70		36—38=Shift Count Swinch 70 control	
		000 Left shift	
		001 Right shift	
		010 CSR Shift Count (39—44)	45
45		011 Instruction F1 field	43
		100 Instruction F2 field 101 Instruction F3 field	
		110 Byte load	
		111 Byte Store	
50		39-44=CSR Shift Count	50
		36-44=CSA switch branch address	
		37-38=SKIP test value for conditions tested for multiple values	
		38=WA input switch Control (0=GR1 1=GR2) 39-41=SKIP test condition	
55		0000 WRR35=CSR38 if CSR 37=1 WRR0=CSR38 if CSR 37=0	55
33		001 PSR 13 (carry)=CSR38	
		010 WRR33=CSR38	
		011 IRSW 14-35 contains Address syllable and bit 18=0	
		100 irrelevant	40
60		101 PSR CC field = CSR37—38	60
		110 IRSW7=WRR0 if CSR37=0 IRSW7=CSR38 if CSR37=1 111 SIU HLIP line active and not inhibited or LZP active	
		42—44=SKIP count	
		38—44 = GR scratchrad total address	

13	1,547,381	13
	41—44=GR scratchpad address per level 41—44=Set/Reset bit address	
	0000 Reset Halt Mode	
5	0001 Set Halt mode 0010 Reset Inhibit Interrupt mode	5
-	0011 Set Inhibit Interrupt mode	
	0100/0101 Reset PCR Exception Storage 0110/0111 Not Defined	
	1000/1001 Invert Data Out, Steering, and Interrupt Data Parity	
10	1010/1011 Invert GR Parity and inhibit GR SP write clock conditionally	10
	1100/1101 Inhibit GR SP write Clock conditionally 1110/1111 irrelevant	
	45—48 ALU Control/Shift Input switches Control	
15	45—48=ALU operation (CSR30=mode) 45—46=Left Shift Input switch	15
	00 A Operand switch	
	01 Sign of Right Shift Input Switch 10 Zeroes	
	11 Ones	
20	47—48=Right Shift Input switch	20
	0X Zeros 10 B Operand switch	
	11 A Operand switch	
25	49—50 GR Scratchpad Control 00=NOP	25
	01 = Write GR scratchpad	
	10=Load SPB from GR scratchped 11=Load SPB from WRP	
	51—53 GR Scratchpad Address	
- 30	000=CSR scratchpad total address (CSR38—44)	30
	001 = CSR scratchpad address per level (AIL, CSR41—44) 010 = Extended Read/Write address from WRR	
	011=Current level XR2	
35	100=Current level XR1 101=Current level GR1	35
	110=Odd register of pair addressed by WA in current level	
	111=WA address in current level	
	Data Formats	
40	Format of data in storage—an address defines the location of a nine-bit byte, which is the basic element of data in storage. Consecutive bytes are defined by consecutively	40
	increasing addresses. A word is a group of four consecutive bytes. The location of a	40
	group of bytes is defined by the address of the leftmost byte. A group of bytes is	
	halfword, word, doubleword, or quad-word aligned if its address is an integral multiple of two, four, eight, or sixteen, respectively. Instructions in storage must be	
45	halfword aligned. Word-length operands must be word-aligned, and doubleword	45
	operands must be doubleword aligned.  Numeric Data—Numeric data has only one form—fullword integers. The radix	
	point is assumed to be to the right of the least significant bit. Negative numbers are	
50	represented in two's complement form. The location of a data word is defined by the address of the leftmost byte, and the data word must be word aligned.	50
	32-Bit Operations—Interfaces that connect the IOP system to machines with a	50
	32-bit word length should pack the 32-bit data as shown, eight bits right-justified within each nine-bit byte:	
	0 9 IA 27 16	
	0 7 8 15 16 23 24 31	
55	This packing permits bytes to be addressed using the normal IOP system byte	55
	addressing. Special instructions (LD32, ST32) are provided to convert 32-bit numeric	•••
	data from this form to a 36-bit, right-justified, sign-extended form, and back.	
	Register Formats	•
	General-Visible registers are those processor registers which can be accessed	

10

5

10

20

25

30

35

40

with processor software instructions. The following constitute the visible registers of the IOP system:

a. Process State Register (PSR)
b. Instruction Counter (IC)
c. Page Table Base Register (PTBR)
d. General Registers (GR's)
e. Control Block Base Register (CBBR)
f. Process Control Register (PCR)

The PSR, IC, PTBR and GRs are held in scratchpad 28 as sixteen 36-bit registers and are assigned as shown:

PSR STEERING PRACC PROCESS TIMER

IC S ADDRESS

GRs

GRs

PTBR R S PROG PAGE TABLE BASE KEY

Process State Register (PSR)—The Process State Register holds information essential to the control of the current process. It has the following format:

PSR 0 7 8 9 10 11 12 13 14 2 (GR0) STEERING PR A CC C PROCESS TIMER

Steering [0:8]—Steering inserted to identify interrupt source.

P[8:1]—Privilege. Master (0) or Slave (1) Mode.

R[9:1]—External Register. Certain non-IOP/P registers cannot be altered if this

bit is set.

A[10:1]—Address Mode. Absolute (0) or Paged (1) Mode.

CC[11:2]—Condition Code. Meaning of the condition code is given for each IOP/P instruction.

In general, the correspondence is:

 Result=0
 CC←0

 Result<0</th>
 1

 Result>0
 2

 Overflow
 3

C[13:1]—Carry bit out of adder. Carry (1) or No Carry (0) resulting from execution of instructions using arithmetic functions of the adder. (Add,

subtract, multiply, divide, compare and negate).

Process Timer [14:22]—A timer which is decremented periodically while the process is active. A process timer runout exception occurs when the timer value reaches zero. The timer is decremented once every 512 processor cycles. For a cycle time of 80 nanoseconds, this results in a minimum value of about 40 microseconds, and a maximum value of 2.67 minutes of the timed interval.

Due to the frequency of access to the PSR, either for modification or reference, the actual value for the current process is held in a special register outside the general register scratchpad. For performance reasons, changes in the register are not reflected in  $GR_{\circ}$ . This scratchpad location assigned to the PSR is used only to safestore the current PSR value in the event of an interrupt.

Instruction Counter (IC)—The Instruction Counter holds the address of the current instruction. Since instructions must be half-word aligned, the least significant bit is always zero. The IC is held in GR<sub>1</sub>, and it has the following format:

25

30

35

RFU 000 0000 00 CBB2

tables on any 512-word boundary within the first 64K of any memory.

This alignment permits the location of the bases of the secondary ECB and ICB

5

10

15

20


25

10

20

25

The Exception Control Blocks and the Interrupt Control Blocks are stored as shown below with respect to the CBB:



Process Control Register (PCR)—There is one Process Control Register (PCR) 5 common to all levels. It has the following format:

> 15 16 17 18 19 20 22 23 26 27 28 Y LZ F 2 O RFU 8 LEVEL H Parity Errors PCR Exceptions REQ

Exceptions [0:9]—Each bit indicates an exception of particular type. Parity Errors [9:7]—Identifies the point in the processor at which a parity error was detected. LE[16:1]—No responses to level zero interrupt present (LZP).

RFU[17:1]—Reserved for future hardware use.

T&D[18:1]—T&D Mode. Halt instruction stops processor. All interrupts are ignored.

ROM[19:1]—ROM bit. Controls access to Read Only Memory. RFU[20:3]—Reserved for future hardware use. PROC # & LEVEL [23:4]—Processor number and level. 15

INH[27:1]—Interrupt inhibit bit.
INT. REQ. [28:8]—Interrupt request bits. Each bit set indicates a software set interrupt at a level corresponding to the bit position Request level 7 (Bit 35) is always set. Processor interrupts at levels 0-7 use ICB's 8-15 respec-

Exceptions Exceptions are processor-detected conditions which cause automatic entry to an exception processing routine. Exception conditions may be created deliberately, or they may be the result of a programming error or a hardware error outside the processor. Exception conditions are defined as shown below, the correspondence being shown between type and bit positions of the PCR.

PCR Bit Exception Type Operation not complete (ONC). No response on an acceptanec line (ARA or 0 30 ARDA) from SIU. 30 Page address bounds fault (Key check). Page access fault. Page not resident in memory. Illegal operation (invalid instruction, illegal slave instruction, or illegal slave 35 operation). 35 Process timer run out. Overflow if PSR CC=11, Divide Check if PSR CC=00. 6 Lockup fault (inhibit interrupts for more than 40  $\mu$ s). Address misalignment.

40 Exception conditions are identified by a four-bit exception number. For master 40 mode entry exceptions, this exception number is taken from bits [10:4] of the instruction. In all other cases, the exception number is zero. The exception number is used as an Exception Control Block Number (ECB #) to identify a four-word Exception Control Block (ECB) which points to an exception processing routine. The byte 45 address of an ECB is given by: 45

ECB address=Control Block Base-16 (ECB #+1).

15

20

30

35

40

45

50

5

10

15

20

25


30

35

40

45


The format of each ECB is shown below:



\*A Saving Area Pointer (SAP) for the IOP processor is held in the third werd of ECB 0, and a SAP for a second IOP processor is held in the third word of ECB 1 if the system includes the IOP processors. The third words of ECB's 2-15 are not

Before an exception processing routine can be entered, essential information about the current process must be safe-stored. This is performed as a part of the processor response to an exception. Since occurrences of exceptions may be nested (i.e., a second exception may occur before completion of processing for the first, a stack is used to provide space for process safestore. The stack pointer is called the Saving Area Pointer (SAP), and it is held in the third word of ECB 0. Multiprocessor systems require a second stack, and the SAP for the second processor is held in the third word of ECB 1.

When an exception is detected, the appropriate Saving Area Pointer is retrieved, and information about the current process is safestored in the stack in the following order:



The Saving Area Pointer is updated accordingly.

The IC stored in the stack points to the instruction following the one in process at the time the exception was detected. The address stored in the first stack location is the last address of interest generated before the exception was detected. It is primarily for exceptions involving addresses, including operation not complete, bounds, access and missing page exceptions.

After this information about the current process has been safestored in the stack, the PSR and PTBR are loaded from the appropriate Exception Control Block, and the address of the Saving Area Pointer use by the processor is loaded into GR2. This

completes the entry to the exception processing routine.

Upon completion, the exception processing routine must issue a special instruction (RMM) to return to the process in which the exception was encountered. This instruction loads the PSR, IC, GR2, GR3, GR4, and PCR and the PTBR from the stack, and decrements the Saving Area Pointer. If exceptions and RMM instructions do not occur in pairs, the exception processing software must ensure that the stack is properly maintained. There are no checks for errors in software manipulation of the stack pointer, or for stack overflow or underflow.

Interrupts

Interrupts are events detected outside the processor which require a processor response. Interrupts in the IOP system may be assigned to one of eight priority levels. Level 0 is the highest priority level, and level 7 the lowest. In order to minimize the time required to answer an interrupt request, the IOP/P provides a complete set of registers for each of the eight levels. When an interrupt causes the initiation of a new process, the current process is left intact in the registers assigned to the current process level. Control may be returned to the interrupted process simply by reactivating that process level. The need to safestore and restore interrupted processes is eliminated, along with the accompanying overhead.

The sixteen registers for each level are held in successive 16-register blocks in the 128-word IOP scratchpad 28. Registers for level 0 are held in scratchpad locations -15. Since the PSR for level 0 is never transferred to the scratchpad (level 0 cannot be interrupted), scratchpad location 0 is used to hold the Control Block Base. Communication between registers at different levels is possible only via master mode copy

instructions which address the scratchpad.

The IOP System Interface Unit (SIU) constantly monitors both the current process level of the processor and requests for interrupts. Each interrupt request

> STK V. EMC STK 02916

	XR,	0	5		D	٦
A3	XR1	1	XR2	S	D	
	14 17	18	19 72	73		긓

Address Syllable, the AS occupies the field [14:22] and has the following format:

Within the Address Syllable fields are interpreted as follows:

55

XR<sub>1</sub>[14:4]—This field specifies the general register to be used as the first-level index. A value of 0 indicates no first-level indexing.

20	1,547,381	20
	RFU[0:18]—Reserved for Future Use. This field is ignored by the hardware. PN[18:7]—Page Number. Up to 128 pages are available to each process. The page number is used to locate a Page Table Word (PTW) in the page table	
5	for this process.  PRA [25:11]—Page Relative Address. The PRA specifies a byte address within a 2K byte page (512 words).  Referring to Figure 5, the absolute address is developed by concatenating the page relative address and the page base address from the page table word (PTW) specified by the page number. The local/remote and steering fields in the absolute address are also supplied from the PTW.	10
	Absolute Address [0:3]	
15	The operation is diagrammed below.  The PTW address is computed by adding the page number to the page table base address held in the page table base register (PTBR). A description of the PTBR format is set forth above. The PTW format is shown below:	15
20	D 1 3 4 5 6 7 8 9 24 25 26 27 29 30 35    K   S   A   R   RFU   Page Base Address   RFU   PN   KEY    L/R[0:1]—Local/Remote. S[1:3]—Steering. A[4:2]—Access. This field specifies access privileges for this page:	20
25	A Access Privileges  00 Read  01 Read, Write  10 Read, Execute  11 Read, Write, Execute	25
30	<ul> <li>R[6:1]—Residence. This bit is set to indicate that this page is present in local memory.</li> <li>RFU[7:2]—Reserved for Future Use.</li> <li>Page Base Address [9:16]—This field specifies the absolute address of the first word of the page. Paged addresses are formed by concatenating the 16-bit Page Base Address and the 11-bit Page Relative Address.</li> </ul>	30
35	RFU[25:2]—Reserved for Future Use.  PN[27:3]—This field is used to identify PTW's held in scratchpad storage. It must be equal to the three most significant bits of the page number.  KEY[30:6]—The key identifies the process with which this PTW is associated. In this implementation of paged addressing, a scratchpad in the IOP processor	35
40	proce. Access of these PTW's is described by the following algorithm:  The PTW in the location addressed by the least-significant four bits of the page number is read from the scratchpad, and the key is compared with the key in the PTBR. If the keys do not match, the PTW is not associated with the current process.	40
45	and the correct PTW must be fetched from main memory.  If the keys match, the most significant three bits of the page number are compared with the PN field in the PTW, the ON field being 3 bits). If the numbers are not equal, the correct PTW is not held in the scratchpad, and it must be fetched from main memory. The access privileges are then checked. If the request is valid, the PTW	45
50	is used to form an absolute address, and a memory operation is initiated. If not, an exception is generated.  When a new PTW must be fetched from main memory, it is read from the address calculated by adding the page number to the page table base address from the PTBR. If the key in the new PTW matches the key in the PTBR, the new PTW is	50
55	saved in the scratchpad in the location just referenced, and used to complete the absolute address preparation. If the keys do not match, the process has exceeded its address range, and an address exception is generated.  Programmable Interface Operations—The Programmable Interface (PI) is used by the IOP to read or write data in control registers in other modules. An address for	55

10

15

Read External and Write External instructions is derived from the sign extended immediate value given by the instruction plus the contents of an optional index register (GR<sub>2</sub>) specified by the instruction. The most significant byte [0:9] of the address is ignored, and the least significant three bytes [9:27] are supplied to the programmable interface. Page relocation is never applied to programmable interface addresses. Interpretation of the address portion of a PI command is left to the addressed device.

Instruction Summary

General-This section provides information concerning instruction length, storage

location of instructions, and instruction formats.

Instruction Length and Storage Locations—IOP processor instructions are either two or four bytes in length. Bytes of an instruction are stored in consecutive storage locations. The storage address of an instruction is specified by the address of the leftmost byte and must be a multiple of two. The entry for each instruction includes a mnemonic code, the instruction name, and the format. All instructions with threeletter mnemonics are halfword instructions, and all full-word instructions have four-

10

General Register-General Register Instructions—Thirteen instructions perform arithmetic or logical operations on operands from the bank of general registers. These instructions have this format:

20

ÓР	GR <sub>1</sub>	1	GR <sub>7</sub>
0	1	12 13 1	4 17

20

25

ØP—Operation Code

GR, -A four-bit field which specifies one of the GR's as operand one. This register is used to hold the result of those operations which require a result register.

25

30

35

GR2-A four-bit field which specifies one of the GR's as operand two. The contents of this register are not changed except where explicitly stated.

Mnemonic	Instruction		
CRR	Copy—Register to Register		
ADR	Add—Register to Register		
SBR	Subtract—Register to Register		
MPR	Multiply—Register to Register		
DVR	Divide—Register to Register		
CMR	Compare—Register to Register		
ANR	AND—Register to Register		
ØRR	ØR—Register to Register		
XØR	Exclusive ØR-Register to Register		
CAR	Comparative AND—Register to Register		
TPR	Test Parity of Register		
ACR	Add Carry to Register		
NGR	Negate Register		

General Register—Scratchpad Register Instructions—Four instructions cause the transfer of information between processor scratchpads and general registers. These instructions have this format:

30

35



OP-Operation Code

GR-A four-bit field which specifies one of the GR's.

AS-Address syllable used to calculate the effective address Y. The least significant seven bits of Y specify the scratchpad register. Other bits in the effective address are ignored.

Mnemonic Instruction Copy Register Scratchpad to GR **CRSG CPSG** Copy PTW Scratchpad to GR Copy GR to Register Scratchpad Copy GR to PTW Scratchpad **CGRS CGPS** 

15

20

25

5

10

15

20

25

General Register-Non-Processor Register Instructions-Four instructions cause the transfer of information between general registers and non-processor registers. These instructions have the following format:

GRGI	OP	S GR1	GRZ	1
	9	8 9 12 1	3 14 17 10	35

GRY GR: AS

OP—Operation Code

GR<sub>1</sub>—A four-bit field which specifies one of the GR's.

GR<sub>2</sub>—An optional index register. GR<sub>2</sub>=0 implies no index.


I—An 18-bit immediate displacement which is sign extended with the sign bit S to word length. After performing the optional indexing the resulting address is interpreted as the address of a register outside the IOP/P.

AS—Address syllable used to calculate an effective address Y. This address is

interpreted as the address of a register outside the IOP/P.

Mnemonic	Instruction
RDEX	Read External Register into GR
WREX	Write External Register from GR
RDRR	Read Remote Registers into GR
WRRR	Write Remote Registers from GR

General Register—Special Register Instructions—Four instructions perform logical operations on the Process State Register and the Process Control Register. These instructions have the following format:



ØP-Operation Code GR-A four-bit field which specifies one of the GR's.

Mpemonic	Instruction:	
CPC	Copy PCR to GR	
APC	AND GR to PCR	
ØPC	ØR GR to PCR	
CPS (	Copy PSR to GR	_

Register-Memory Loads-Eight instruction load general registers from memory. These instructions have this format:

0	P	GR	/	AS
_	89	1	2 13 14	35


OP-Operation Code.

GR-A four-bit field which specifies a GR to be loaded.

AS—Address syllable used to calculate the absolute address X.

Mnemonic	Instruction
LDMG	Load Memory to GR
LDBG	Load Byte to GR
LCMG	Load and Clear Memory to GR
L2MG	Load 2 Words Memory to GR
LAMG	Load Absolute Memory to GR
LD32	Load from 32 Bit Format
LCAG	Lo2d and Clear Absolute to GR
L2AG	Load 2 Words Absolute to GR

Register-Memory Stores—Six instructions store general registers to memory. These instructions have the following format:



OP—Operation Code

GR—A four-bit field which specifies one of the general registers. AS—Address syllable used to calculate the absolute address X.

. 5

Mnemonic	Instruction
STGM	Store GR to Memory
STGB	Store GR to Byte
S2GM	Store 2 GR's to Memory
SAGM	Store Absolute GR to Memory
ST32	Store in 32-bit format
S2AM	Store 2 GR's Absolute to Memory

Register-Memory Arithmetic and Logical Operations—Thirteen instructions perform arithmetic and logical operations on general registers and memory operands.

These instructions have the following format:

10



OP-Operation Code

GR-A four-bit field which specifies one of the GR's.

AS-Address syllable used to calculate the absolute address X.

Mnemonic	Instruction
ADMG	Add Memory to GR
SBMG	Subtract Memory from GR
CMGM	Compare GR with Memory
CMBM	Compare Byte with Memory
ANMG	AND Memory to GR
ANGM	AND GR to Memory
ØRMG	ØR Memory to GR
ØRGM	ØR GR to memory
XØMG	Exclusive OR Memory to GR
XØGM	Exclusive OR GR to memory
CAGM	Comparative AND GR with Memory
ALMG	Add Logical Memory to GR
SLMG	Subtract Logical Memory to GR

15

Immediate Operand Instructions

Short Immediate Instructions with General Registers—Three instructions perform operations on a general register and a short immediate operand. These instructions have the following format:

20

OP	5	1	GR	٦
0	769	13	14	17

20

15

OP-Operation Code

I—A six-bit signed immediate value which is sign extended to word length.

GR—A four-bit field which specifies one of the GR's. This register is used to hold the result of the operation.

Mnemonic	Instruction
LSI ASI ALI	Load Short Immediate into GR Add Short Immediate to GR Add Logical Immediate to GR

25

Short Immediate Instructions with Memory—Two instructions perform operations on a short immediate operand and an operand from memory. These instructions have the following format:

-Operation Code

-A six-bit signed immediate value which is sign extended to word length before being used.

-Address Syllable used to calculate the effective address X.

Mnemonic	Instruction
SMSI AMSI	Store to Memory from Short Immediate Add to Memory from Short Immediate


Arithmetic Instruction with Long Immediates—Two instructions perform arithmetic operations on a general register and a long immediate. These instructions have the following format:

10

15

24

5



10

OP-Operation Code

S—Sign bit for immediate operand.


GR<sub>1</sub>—A four-bit field which specifies the general register to receive the result. GR2-A four-bit field which specifies the general register used as an operand. I-An 18-bit immediate operand which is sign extended with the sign bit S to word length.

15

20

Mnemonic	Instruction
LDLI	Load Lower Immediate to GR
ADLI	Add Lower Immediate to GR

Logical Instructions with Long Immediate—Nine instructions perform logical operations on a general register and a halfword immediate. The immediates are classified as lower immediates and upper immediates. The terms "lower" and "upper" refer to the half of the operand word specified by the immediate. The other half of the operand word is filled with a fill bit. These instructions have the following format:



25

30


20

OP-Operation Code F-Fill bit

25

GR11-A four-bit field which specifies the general register to receive the result. GR —A four-bit field which specifies the general register used as an operand.

I-An 18-bit immediate operand which is filled to word length by the fill bit F. Lower immediates are filled on the left and upper immediates are filled on the right.



Mnemonic	Instruction
CMLI	Compare GR with Lower Immediate
ANLI	AND GR with Lower Immediate
ANUI	AND GR with Upper Immediate
ØRLI	ØR GR with Lower Immediate
ØRUI	ØR GR with Upper Immediate
XOLI	Exclusive OR GR with Lower Immediate
XØUI	Exclusive OR GR with Upper Immediate
CALI	Comparative AND GR with Lower Immediate
CAUI	Comparative AND GR with Upper Immediate

10

Instruction with Byte Immediate—One instruction involves a general register and a byte immediate. It has the following format:

0	P D	GR,		GR,	0	I
_		12 1	1	4 17	16 21	27 35

OP—Operation Code

GR<sub>1</sub>—A four-bit field which specifies the GR containing operand one. GR<sub>2</sub>—A four-bit field which is ignored.

I—The 9-bit byte immediate.

Mnemonic	Instruction
CMBI	Compare GR with Byte Immediate

Shift Instructions

Six instructions perform shift operations on the general registers. In all of these, the shift count J may be specified either in a register or as an immediate value. If J is contained in a register, the format is:




If J is an immediate value, the format is:

15

25

35



15

10

OP-Operation Code

GR<sub>2</sub>/GR—A four-bit field which specifies the general register to be shifted.
GR<sub>1</sub>—A four-bit field which specifies the GR containing the 6-bit shift count J.
The leftmost 30 bits of GR<sub>1</sub> are ignored.

20 I—The 6-bit field which specifies the shift count J.

20


Mnem	onic	
GRI GRGR		Instruction
LSL	LRL	Logical Shift Left
LSR	LRR	Logical Shift Right
ASR	ARR	Arithmetic Shift Right
RSR	RRR	Rotational Shift Right
DSL	DRL	Double Shift Left
DSR	DRR	Double Shift Right

Bit Field Instructions

Bit Field Extraction Instructions—Two instructions are used to extract bit fields from one GR and load the field into another GR. These instructions have the following format:

25

30



OP-Operation Code

GR<sub>2</sub>—A four-bit field which specifies the source register.

GR.—A four-bit field which specifies the sources register.

F<sub>1</sub>, F<sub>2</sub>, & F<sub>3</sub>—Three 6-bit fields which define the source and destination bit fields. (No hardware check is made for consistency of the three fields).

DIT

Mnemonic	Instruction
EBFS	Extract Bit Field, Zero Fill
EBFZ	Extract Bit Field, Sign Extend

Extract and Compare with Register Instructions—Two instructions are used to extract a bit field from one GR and compare it with another GR. These instructions have the following format:

10

15

20

25

5

10

15

OP	GR1	8	GR <sub>2</sub>	F,	F2	F3
		12 13	u 17	10 23	24 2	30 35

OP-Operation Code

GR1-A four-bit field which specifies the GR to be compared. GR2-A four-bit field which specifies the GR from which the bit field is extracted.

F<sub>1</sub>, F<sub>2</sub> & F<sub>3</sub>—Three 6-bit fields which define the bit field. (No hardware check is made for consistency of the three fields).

	.,	
i	Mnemonic	Instruction
	ECRZ ECRS	Extract and Compare with Register, Zero Fill Extract and Compare with Register, Sign-Extend

Extract and Compare with Literal Instruction—One instruction performs this function. It has the following format:



OP-Operation Code

L-A five-bit unsigned literal.


GR—A four-bit field specifying the GR from which the bit field is extracted.  $F_{12}$ , &  $F_{12}$ —Three 6-bit fields whicht define the bit field. (No hardware check is made for consistency of the three fields).

Mnemonic	Instruction
ECL#	Extract and Compare with Literal, Zero Fill

Insert from Register Instruction—One instruction performs this function. It has the following formet:

20

25




OP-Operation Code GR,-A four-bit field which specifies the GR that contains the bit field to be inserted.

GR,—A four-bit field which specifies the GR into which the bit field is inserted.  $F_{12}$ , &  $F_{22}$ —Three 6-bit fields which define the bit field. (No hardware check is made for consistency or logic of the three fields).

1	Mnemonic	Instruction
Ì	IBFR	Insert into Bit Field from Register

Insert from Literal Instruction-One instruction performs this function. It has the following format:

30



30

35

OP-Operation Code.

L-A five-bit unsigned literal

GR-A four-bit field which specifies the register into which the bit field is inserted.

35

F1, F2, & F3-Three 6-bit fields which define the bit field. (No hardware check is made for consistency or logic of the three fields).

	Mnemonic	Instruction
Г	IBFL	Insert into Bit Field from Literal

Conditional Bit Instructions—Two instructions set or reset a bit of a register depending upon the condition code. These instructions have the following format:

15

20

25

30

35

25

30

35

OP	CF	1	GR	F1	F2	F <sub>3</sub>
-	1	7 13	16 17	19 2	26 2	9 30 35

OP-Operation Code.

CF-Condition Field. A four-bit field defining the conditions. Each bit of the CF corresponds to a value of the condition code in the following manner:

Condition Code Value CF Bit 5  $\infty=0$ 0

10 I-1 for CDSB, 0 for CDRB.

GR-A four-bit field which specifies the GR containing the bit to be set or reset. F1, F2 & F1-Three 6-bit fields which define the bit field. (No hardware check is made for consistency or logic of the three fields).

Mnemonic	Instruction
CDSB	Conditional Set Bit
CDRB	Conditional Reset Bit

15 Branch Instructions Branch Instruction Conditional upon Condition Code-One instruction falls in this category. It has the following format:



OP-Operation Code. CF-Condition Field. A four-bit field defining the branch conditions. Each bit of 20 the CF corresponds to a value of the condition code in the following manner:

> CF Bit Condition Code Value O 1 23

AS-Address Syllable used to compute the effective branch address=Y.

Mnemonic	Instruction
BRAC	Branch on Condition

Save IC and Branch Instruction—One instruction falls in this category. It has the following format:

AS

OP-Operation Code. GR-A four-bit field which specifies one of the GR's to be used to hold the return address.

AS-Address Syllable used to compute the effective branch address Y.

Mnemonic	Instruction
BSIC	Branch and Save IC

Branch Instructions Conditional Upon Register Bit-Two instructions fall in this category. They have this format:

15

20

25

30

35

40

45

50

5

10

15

20

25

30

35

40

45

50

55



OP—Operation Code.

B—The six-bit nekd which specifies the bit position, from 0 to 35, of the bit to be tested.

GR—A four-bit field which specifies the GR containing the bit to be tested.

D—Displacement—a signed value which is sign extended and added to the instruction counter to get the effective branch address Y.

Mnemonic	Instruction
BRBS	Branch if Bit Set
BRBR	Branch if Bit Reset

Timing Diagrams

Figures 6—20 are illustrative timing diagrams for routine procedures executed in the I/O processor. All diagrams are illustrated with reference to a scratchpad clock, which has a period of 200 nanoseconds, and a synchronized register clock. The references are to the registers, switches, control store, and other components illustrated in Figure 2. In some instances reference to other I/O system components is implied.

Figure 6 illustrates the sequence of events in accessing a standard sequence, executing the standard sequence (assuming no second level addressing in a general register), setting the next address (NA) as the current address of the standard sequence plus an increment of three, addressing the execution address (XA), and finally returning to the standard sequence (RA) upon completion.

Figure 7 illustrates a skip test execution where the microinstruction for the skip test is at CS location M. Figure 8 illustrates a Branch to Constant operation where the microinstruction at CS location M executes the operation.

Figures 9 and 10 illustrate the writing and reading, respectively, of single or double words to or from the R/W local memory. The active output port request (AOPR) and the active request accepted (ARA) refer to the SIU active port for the local memory.

Figure 11 illustrates a programmable interface (PI) read/write operation with the WRITE and READ portions both being relative to the SIU request given above the WRITE and READ.

Figure 12 illustrates a request for interrupt data while Figure 13 illustrates the request for interrupt data accompanied by a processor release to the SIU.

Figure 14 illustrates an instruction register read address update. Working register write (WRW) bit 34 controls the IRSW. After the IRSW contents change, the DL/DS

inputs to the B switch are available.

Figure 15 illustrates an instruction register write address update and instruction fetch, again with references to the SIU. Figure 16 illustrates the instruction fetch and subsequent request for a data read/write cycle. Figure 17 illustrates an instruction request in process (IRIP) followed by another instruction read cycle.

Figure 18 illustrates an unconditional (i.e. space in IR is known to be available) instruction fetch for a first condition where the address is not paged (PSR bit 10=0) and where the key, access, and memory residence bits are all positive, and for a second condition where the address is paged (PSR bit 10=1) and where the key, access, or memory residence bits are not all positive, thus forcing an interrupt, exception or PTW sequence.

Figure 19 illustrates the force entry into a PTW miss sequence for either an operand (0) or an instruction (I) miss. Figure 20 illustrates entry into an exception routine after the PTW miss routine of Figure 19 fails to locate the PTW in memory.

It should be noted that other aspects of this system are described and/or claimed in our copending application nos. 12051/76 and 12053/76 (Serial No's 1.547.385 and 1,544,954).

### WHAT WE CLAIM IS:-

- A processor for use in an input-output processing system which system performs communication and control functions in a larger data processing system, comprising:
  - a) data-in register means,
     b) data-out register means,

Chartered Patent Agent.


Printed for Her Majesty's Stationery Office, by the Courier Press, Learnington Spa. 1979
Published by The Patent Office, 25 Southampton Buildings, London, WC2A IAY, from which copies may be obtained.

M. G. HARMAN,

1 547 38! COMPLETE SPECIFICATION

13 SHEETS This drawing is a reproduction of the Original on a reduced scale.


SHEET |



F==1


13 SHEETS This drawing is a reproduction of the Original on a reduced scale.

SHEET 2



13 SHEETS This drawing is a reproduction of the Original on a reduced scale.


SHEET 3




STK V. EMC STK 02931

13 SHEETS This drawing is a reproduction of the Original on a reduced scale.

SHEET 4




13 SHEETS COMPLETE SPECIFICATION
This drawing is a reproduction of the Original on a reduced scale.
SHEET 5




F==5

13 SHEETS
This drawing is a reproduction of the Original on a reduced scale.

SHEET 6




1 547 381 COMPLETE SPECIFICATION
3 SHEETS This drawing is a reproduction of the Original on a reduced scale.
SHEET 7



COMPLETE SPECIFICATION

13 SHEETS Th

This drawing is a reproduction of the Original on a reduced scale. SMEET 8



1 547 381 COMPLETE SPECIFICATION

13 SHEETS This drawing is a reproduction of the Original on a reduced scale.

SHEET 9




FIG. 12 REQUEST INTERRUPT DATA

13 SHEETS COMPLETE SPECIFICATION

13 SHEETS This drawing is a reproduction of the Griginal on a reduced scale.

SHEET 10




Fig. 13 RELEASE É REQUEST INTERRUPT DATA





FIG-14 INSTRUCTION REGISTER READ ADDRESS UPDATE

1547 381 COMPLETE SPECIFICATION

13 SHEETS This drowing is a reproduction of the Original on a reduced scale.


SHEET II



1547381 COMPLETE SPECIFICATION

13 SHEETS This drawing is a reproduction of the Original on a reduced scale.


SHEET 12



13 SHEETS COMPLETE SPECIFICATION

13 SHEETS This drawing is a reproduction of the Original on a reduced scale.

SHEET 13



# This Page is Inserted by IFW Indexing and Scanning Operations and is not part of the Official Record

## **BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

☑ BLACK BORDERS
☐ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES
☐ FADED TEXT OR DRAWING
☐ BLURRED OR ILLEGIBLE TEXT OR DRAWING
□ SKEWED/SLANTED IMAGES
☐ COLOR OR BLACK AND WHITE PHOTOGRAPHS
☐ GRAY SCALE DOCUMENTS
☑ LINES OR MARKS ON ORIGINAL DOCUMENT
☐ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY
OTHER.

## IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.

THIS PAGE BLANK (USPTO)